






MHB	PAM ⁴ 1D
GL	QM77048B
CN	QM77048E




GL n66 Dup




ANT9
WIFI2G_CH0
GPSL1
B32 DRX




ANT8
N77/78 DM
WIFI2G CH1




ANT7
N77/N78 DRX
B32 PRX




ANT6
N77/N78 TRX



ANT3
MHB TRX




ANT4
MHB DRX




ANT5
MHB PM




ANT2
MHB DM
L+L LTE TX




ANT1
LB DRX
N77/78 FM




ANT0
LB TRX



ANT10
WIFI5G_CH0



ANT11
WIFI5G_CH1



D

C

B

A

D

C

B


A

D

D


A

A




File	MY0073_3GA
Document Number	
Rev	01/01/2001
Thursday, July 14, 2001	Printed 7 of 73


ENDC_PA_QM56030




B41 DRX MIMO GL/CN SFHG93AA402




B3+B66 DRX MIMO GL/B1+B3 CN IN SAWFD1G84AA0F0A




B32 PRX




B32 DRX





LMB+HB Diplexer GLB DP2520-R1436KM
CN/INDIA DPX252690DT-5220A6





B40 DRX MIMO




B7 DRX MIMO









MHB DRX-MIMO







DRX-MIMO HB




DRX-MIMO MB









U3100-4

MT6886(LPDDR5-MCP)

USB 3.0

SSUSB_TXP
SSUSB_TXN
SSUSB_RXP
SSUSB_RXN

KEYPAD

KPROW1 AL10 EINT_PMIC_6319 <66,73>
KPROW0 AL9
KPCOL1 AK10 JTRSTn_SEL1 <33>
KPCOL0 AK9 KPCOL0 <66>

USB 2.0

USB_DP
USB_DM

UART

UTXD1 AM21
URXD1 AN21
UTXD0 AK21 DEBUG_UART_TX <59,66>
URXD0 AL21 URXD0 <73>

SIM

SIM1_SCLK
SIM1_SIO
SIM1_SRST
SIM2_SCLK
SIM2_SIO
SIM2_SRST

I2C

CAM_SCL9 AN7 AP7 CAMF_U_I2C9_SCL CAMF_U_I2C9_SDA
CAM_SCL8 V5 OIS_I2C8_SCL OIS_I2C8_SDA
CAM_SCL7 V3 CHAR_CC_I2C7_SCL CHAR_CC_I2C7_SDA
SCL6 AL24 AK24 AU_PA_I2C6_SCL AU_PA_I2C6_SDA
SCL5 AN34 AP34 SCL5 <33> SDA5 <32>
CAM_SCL4 AL7 AP7 CAMW_I2C4_SCL CAMW_I2C4_SDA
SCL3 R3 R4 NFC_I2C3_SCL NFC_I2C3_SDA
CAM_SCL2 AM8 AL8 CAMM_I2C2_SCL CAMM_I2C2_SDA
SENSOR_SCL1 Y30 Y31 SAR_ALS_MAG_I2C1_SCL SAR_ALS_MAG_I2C1_SDA
SCL0 AA32 AA33 AU_HAP_I2C0_SCL AU_HAP_I2C0_SDA


MSDC 1

MSDC1_CLK
MSDC1_CMD
MSDC1_DAT3
MSDC1_DAT2
MSDC1_DAT1
MSDC1_DAT0

MSDC 1

MSDC1_CLK AM13
MSDC1_CMD AP13
MSDC1_DAT3 AK13
MSDC1_DAT2 AL13
MSDC1_DAT1 AK14
MSDC1_DAT0 AM14

MT6886V/CZA




Schematic design notice:

Note 16-1: SW Default Configuration is as followings
AUX_IN2_NTC is for AP Temp.
AUX_IN3_NTC is for MHB PAMiD Temp.
AUX_IN4_NTC is for NR PAMiD Temp.

Note 16-2: If your design or placement is different with SW Default Config.
Please refer to "MTxxxx Thermal User Manual.docx" and modify SW setting.


<35> AP_THERM
<35> QUIET_THERM
<35> WIFI_THERM




Thermistor to sense AP temperature

1. NTC1603 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.

File		N16U_MAIN	
Size	A2	Document Number	MT6886_GPIO_2
Date:	Tuesday, July 18, 2023	Sheet	32 73



File	N18U_MAIN
Size	C
Document Number	MT6886_CAM_LCM
Date	Tuesday, July 18, 2023
Sheet	33
78	



Schematic design notice:

Note 13-1: "AUD_DAT_MOSI0" and "AUD_DAT_MOSI1" pin features in trapping pin to enable JTAG.


AUD_DAT_MOSI0	AUD_DAT_MOSI1	AP JTAG	IO JTAG
L (Default)	L (Default)	N/A	N/A
L	H (by external PU)	SCP_SPI0_CSB, SCP_SPI0_CLK, SCP_SPI0_MO, SCP_SPI0_MI, KPCOL1	N/A
H (by external PU)	L	SCP_SPI0_CSB, SCP_SPI0_CLK, SCP_SPI0_MO, SCP_SPI0_MI, KPCOL1	EINT8, EINT9, EINT10, EINT11, EINT12
H (by external PU)	H (by external PU)	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	N/A


Note 13-2: "AUD_DAT_MOSI2" pins are DDR strapping for SW co-load

AUD_DAT_MOSI2	MODE
L (Default)	LP5-MCP-6400Mbps
H (by external PU)	LP4X-MCP-4266Mbps

Note 13-3: "AUD_NLE_MOSI0" pins is PMIC strapping for DDR


AUD_NLE_MOSI0	MODE
L (Default)	LP4X
H (by external PU)	LP5






MT6886V/CZA

File	N1611_MAIN
Size	Document Number
C	MT6886_RF_INTF
Date	Tuesday, July 18, 2023
Sheet	35
	79





U3100-9

MT6886(LPDDR5-MCP)

GND

GND

AG21	DVSS	W25
J17	DVSS	W11
J18	DVSS	W19
J19	DVSS	Y13
J21	DVSS	Y23
J39	DVSS	W27
J25	DVSS	T18
J23	DVSS	T21
J22	DVSS	V8
J23	DVSS	V9
J29	DVSS	T11
J32	DVSS	V44
J33	DVSS	AA5
K3	DVSS	V27
K6	DVSS	AA13
K9	DVSS	V27
K19	DVSS	V27
K21	DVSS	AA12
K25	DVSS	AA18
AK27	DVSS	AA21
K32	DVSS	AA15
AK23	DVSS	AA22
L1	DVSS	AA23
L2	DVSS	AA34
L5	DVSS	AA35
K23	DVSS	AB2
L19	DVSS	AB5
L21	DVSS	AB13
K7	DVSS	AB9
L25	DVSS	AB12
L8	DVSS	AB18
L30	DVSS	AB51
L32	DVSS	AB5
L33	DVSS	AB23
L34	DVSS	AB31
H24	DVSS	AB32
M3	DVSS	AB33
M13	DVSS	AB34
L27	DVSS	AC2
M17	DVSS	AC5
M8	DVSS	P29
M25	DVSS	AC7
M11	DVSS	AB29
M25	DVSS	AC13
M15	DVSS	AC3
W26	DVSS	AC12
M31	DVSS	AC15
M19	DVSS	AC21
N15	DVSS	AC15
M23	DVSS	AC25
M17	DVSS	AC22
N11	DVSS	AC29
N21	DVSS	AC30
N15	DVSS	AC32
N25	DVSS	AC34
N19	DVSS	AD13
N31	DVSS	AD1
N3	DVSS	AD8
N27	DVSS	AD7
P13	DVSS	AC7
P8	DVSS	AD13
P17	DVSS	AD9
P11	DVSS	AD12
P21	DVSS	AD13
P15	DVSS	AD2
P25	DVSS	AD15
P19	DVSS	AD25
P7	DVSS	AD23
H26	DVSS	AP20
V25	DVSS	AD30
P34	DVSS	AD31
J8	DVSS	AD32
P27	DVSS	AD35
R13	DVSS	AE1
V27	DVSS	AE5
R17	DVSS	AE7
R11	DVSS	AD27
R21	DVSS	AE13
R15	DVSS	AE9
R25	DVSS	AE12
R19	DVSS	AE18
R31	DVSS	AE21
R32	DVSS	AE23
R33	DVSS	AE25
Y20	DVSS	AE9
V13	DVSS	AF12
R27	DVSS	AE30
V8	DVSS	AE33
V19	DVSS	AE32
V21	DVSS	AF3
V25	DVSS	AF4
AB27	DVSS	AF5
V16	DVSS	AF6
V19	DVSS	AF7
AH17	DVSS	AF22
U13	DVSS	AF13
V27	DVSS	AF27
V17	DVSS	AF5
U8	DVSS	AF18
U21	DVSS	AF21
U11	DVSS	AG23
U25	DVSS	AF25
U15	DVSS	AG29
U19	DVSS	AF28
U20	DVSS	AF30
U27	DVSS	AF31
V17	DVSS	AF32
V9	DVSS	AF33
V21	DVSS	AG1
V11	DVSS	AG5
V25	DVSS	AG6
V15	DVSS	AG7
V29	DVSS	AH8
V27	DVSS	AH9
U23	DVSS	AH10
V19	DVSS	AH7
W13	DVSS	AH22
V23	DVSS	AH23
V27	DVSS	V20
W18	DVSS	WB
W21	DVSS	AK6
W9	DVSS	AK39
AH19	DVSS	AK52
AG25	DVSS	AK30
AG29	DVSS	AK1
AG30	DVSS	AK4
AG33	DVSS	AK16
AH3	DVSS	AK30
AH6	DVSS	AK31
AH1	DVSS	
AH32	DVSS	
AH33	DVSS	
AH4	DVSS	
AH35	DVSS	

GND


MT6886V/CZA


GND


File	N16U_MAIN
Size	Document Number
C	MT6886_GND
Date	Tuesday, July 18, 2023
Sheet	30 of 73

MT6363	Pin : EINT	VEMC
UFS3.1	0	2.55V
EMMC/UFS2.2	1	3V

General MT6363
VEMC selection HW TRAPPING










MT6319 4-Phase Buck (CPU)

ALL C out Close to SOC

Input cap GND connect to chip first than to SYS GND











下主地






-AU_HPL and AU_HPR should be routed as single end signal and be guarded by GND, up and down, left and right respectively
-The suggested layout pattern of AU_HPL/ AU_HPR/ AU_REFM is " GND AU_HPL AU_REFM AU_HPR GND"

UFS 3.1








LPDDR5






Title	N16U_MAIN
Size	Document Number
A2	SC8561
Date	Tuesday, July 18, 2023
Sheet	59
73	



Earphone Microphone




HEADSET




Second MIC




A+G









Sidekey



RAMDUMP debug key



Title		
N16U_MAIN		
Size	Document Number	
A3	SENSOR_1	
Date:	Tuesday, July 18, 2023	Sheet 61 73




R1 100Kohm是泄放电阻，可以先NM
使用泄放电阻的原因是：
1. 扣电池时，GND碰到电池vbat，PVDD电压变成-Vbat电压，且无法泄放，再正常连接后，从芯片vbat端到PVDD有瞬间大电流，把mos管烧坏
2. 可能会受到打静电影响，L10A没贴，打静电mos管损坏，L10贴了，没损坏过


【注意】HAPTICS未来在小板上
L0201 限高1.0以上，使用240100000N79
限高0.8，则使用24V01R0P11E6

HAP_DRV_INT、HAP_DRV_RSTN还未接


Title		N16U_MAIN	
Size	A2	Document Number	SENSOR_2
Date:	Tuesday, July 18, 2023		Sheet



PRIMARY BAT CON




SECONDARY BAT CON




Rev	1.0
Date	2023-10-10
Author	John Doe
Checker	Jane Smith
Appr	Mike Johnson

front 16M OV16A1Q-GA5A




WIDE 108M(S5KHP3)

WIDE 108M







ULTRA 8M(S5K4H7)




1






$$V_{out} = 0.6V * (1 + R7003/R7004)$$


Schematic design notice of "90_DEBUG_IO" page.


Note 90-1: UART Default support : UART0,
JTAG Default support : AP JTAG/MD_IO_JTAG




AP / DFD / SPM JATG MD UART




MD IO JTAG / ADSP_JTAG0 / BGF_DSP_L1






屏蔽罩



加强筋




FLASH LGA



Title			
N16U MAIN			
Size	Document Number		
A3	FLASH		
Date:	Tuesday, July 18, 2023	Sheet	75 78

L_SENSOR LGA



ANT0_LMHB

